A Self-Regulated and Reconfigurable CMOS Physically Unclonable Function Featuring Zero-Overhead Stabilization
Dai Li, Kaiyuan Yang

TL;DR
This paper introduces a reconfigurable, self-regulated CMOS PUF with zero-overhead stabilization, achieving ultra-low error rates, high stability across temperature and voltage variations, and excellent randomness and uniqueness properties.
Contribution
It presents a novel reconfigurable PUF design with zero-overhead stabilization and highly stable, low-error performance across wide temperature and voltage ranges.
Findings
Achieves 0.00182% native BER after reconfiguration.
Maintains stability with 0.12%/10°C and 0.057%/0.1V BER across wide ranges.
Exhibits excellent randomness and uniqueness, passing standard tests.
Abstract
This article presents a reconfigurable physically unclonable function (PUF) design fabricated using 65-nm CMOS technology. A subthreshold-inverter-based static PUF cell achieves 0.3% native bit error rate (BER) at 0.062-fJ per bit core energy efficiency. A flexible, native transistor-based voltage regulation scheme achieves low-overhead supply regulation with 6-mV/V line sensitivity, making the PUF resistant against voltage variations. Additionally, the PUF cell is designed to be reconfigurable with no area overhead, which enables stabilization without redundancy on chip. Thanks to the highly stable and self-regulated PUF cell and the zero-overhead stabilization scheme, a 0.00182% native BER is obtained after reconfiguration. The proposed design shows 0.12%/10 {\deg}C and 0.057%/0.1-V bit error across the military-grade temperature range from -55 {\deg}C to 125 {\deg}C and supply…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
