A Survey on RISC-V Security: Hardware and Architecture
Tao Lu

TL;DR
This paper provides a comprehensive survey of RISC-V security solutions, focusing on hardware and architectural mechanisms to enhance IoT device security and privacy.
Contribution
It offers the first detailed overview of RISC-V security technologies, summarizing current solutions and predicting future research directions.
Findings
Summarizes key RISC-V security mechanisms
Identifies gaps and challenges in current security approaches
Suggests future research directions in RISC-V security
Abstract
The Internet of Things (IoT) is an ongoing technological revolution. Embedded processors are the processing engines of smart IoT devices. For decades, these processors were mainly based on the Arm instruction set architecture (ISA). In recent years, the free and open RISC-V ISA standard has attracted the attention of industry and academia and is becoming the mainstream. Data security and user privacy protection are common challenges faced by all IoT devices. In order to deal with foreseeable security threats, the RISC-V community is studying security solutions aimed at achieving a root of trust (RoT) and ensuring that sensitive information on RISC-V devices is not tampered with or leaked. Many RISC-V security research projects are underway, but the academic community has not yet conducted a comprehensive survey of RISC-V security solutions. In order to fill this research gap, this paper…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsSecurity and Verification in Computing · Physical Unclonable Functions (PUFs) and Hardware Security · Cryptographic Implementations and Security
