Experimental Demonstrations of Native Implementation of Boolean Logic Hamiltonian in a Superconducting Quantum Annealer
Daisuke Saida, Yuki Yamanashi, Mutsuo Hidaka, Fuminori Hirayama,, Kentaro Imafuku, Shuichi Nagasawa, Shiro Kawabata

TL;DR
This paper demonstrates the native implementation of Boolean logic Hamiltonians in a superconducting quantum annealer, enabling efficient, scalable quantum annealing for complex logic-based problems like factorization.
Contribution
It introduces a method to implement Boolean logic Hamiltonians directly in superconducting quantum annealers, reducing qubit redundancy and enhancing scalability.
Findings
Successful fabrication of NAND and NOR logic circuits
Native implementation of a six-qubit multiplier Hamiltonian
Demonstration of a hybrid quantum computing architecture
Abstract
Experimental demonstrations of quantum annealing with native implementation of Boolean logic Hamiltonians are reported. As a superconducting integrated circuit, a problem Hamiltonian whose set of ground states is consistent with a given truth table is implemented for quantum annealing with no redundant qubits. As examples of the truth table, NAND and NOR are successfully fabricated as an identical circuit. Similarly, a native implementation of a multiplier comprising six superconducting flux qubits is also demonstrated. These native implementations of Hamiltonians consistent with Boolean logic provide an efficient and scalable way of applying annealing computation to so-called circuit satisfiability problems that aim to find a set of inputs consistent with a given output over any Boolean logic functions, especially those like factorization through a multiplier Hamiltonian. A…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Parallel Computing and Optimization Techniques · Advancements in Semiconductor Devices and Circuit Design
