The Unpatchable Silicon: A Full Break of the Bitstream Encryption of Xilinx 7-Series FPGAs
Maik Ender, Amir Moradi, Christof Paar

TL;DR
This paper demonstrates a low-cost, practical attack that completely breaks the bitstream encryption of Xilinx 7-Series FPGAs by exploiting a design flaw, risking confidentiality and authenticity without sophisticated tools.
Contribution
It introduces a novel, low-cost attack method that fully compromises the bitstream encryption of Xilinx 7-Series FPGAs, highlighting a significant security vulnerability.
Findings
The attack can be performed with minimal equipment.
It allows full recovery of the decrypted bitstream.
The method can potentially be executed remotely.
Abstract
The security of FPGAs is a crucial topic, as any vulnerability within the hardware can have severe consequences, if they are used in a secure design. Since FPGA designs are encoded in a bitstream, securing the bitstream is of the utmost importance. Adversaries have many motivations to recover and manipulate the bitstream, including design cloning, IP theft, manipulation of the design, or design subversions e.g., through hardware Trojans. Given that FPGAs are often part of cyber-physical systems e.g., in aviation, medical, or industrial devices, this can even lead to physical harm. Consequently, vendors have introduced bitstream encryption, offering authenticity and confidentiality. Even though attacks against bitstream encryption have been proposed in the past, e.g., side-channel analysis and probing, these attacks require sophisticated equipment and considerable technical expertise. In…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsPhysical Unclonable Functions (PUFs) and Hardware Security · Cryptographic Implementations and Security · Security and Verification in Computing
