TL;DR
This paper presents an algorithm for executing and recovering NVRAM programs, enabling testing on commodity hardware and improving system resilience by considering real-world NVRAM architectures.
Contribution
It introduces a novel algorithm that executes and recovers NVRAM programs, facilitating testing on standard hardware and enhancing system robustness.
Findings
Successfully implemented NVRAM CAS algorithm
Enables testing on commodity hardware
Improves recovery after hardware failures
Abstract
Non-Volatile Random Access Memory (NVRAM) is a novel type of hardware that combines the benefits of traditional persistent memory (persistency of data over hardware failures) and DRAM (fast random access). In this work, we describe an algorithm that can be used to execute NVRAM programs and recover the system after a hardware failure while taking the architecture of real-world NVRAM systems into account. Moreover, the algorithm can be used to execute NVRAM-destined programs on commodity persistent hardware, such as hard drives. That allows us to test NVRAM algorithms using only cheap hardware, without having access to the NVRAM. We report the usage of our algorithm to implement and test NVRAM CAS algorithm.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Code & Models
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
