Hierarchical Hybrid Error Correction for Time-Sensitive Devices at the Edge
Siyi Yang, Ahmed Hareedy, Robert Calderbank, Lara Dolecek

TL;DR
This paper introduces a hierarchical hybrid error correction method for time-sensitive edge devices, enhancing computational storage by correcting mixed errors efficiently using extended Cauchy codes and their decoding algorithms.
Contribution
It develops a novel decoding algorithm for hierarchical codes based on extended Cauchy codes, expanding their applicability in edge computational storage.
Findings
Proves EC codes are a larger class than known codes with explicit decoding.
Develops efficient local and global decoding algorithms for hierarchical EC codes.
Enables practical error correction for time-sensitive edge storage systems.
Abstract
Computational storage, known as a solution to significantly reduce the latency by moving data-processing down to the data storage, has received wide attention because of its potential to accelerate data-driven devices at the edge. To meet the insatiable appetite for complicated functionalities tailored for intelligent devices such as autonomous vehicles, properties including heterogeneity, scalability, and flexibility are becoming increasingly important. Based on our prior work on hierarchical erasure coding that enables scalability and flexibility in cloud storage, we develop an efficient decoding algorithm that corrects a mixture of errors and erasures simultaneously. We first extract the basic component code, the so-called extended Cauchy (EC) codes, of the proposed coding solution. We prove that the class of EC codes is strictly larger than that of relevant codes with known explicit…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Data Storage Technologies · Advanced Memory and Neural Computing · Parallel Computing and Optimization Techniques
