Page Table Management for Heterogeneous Memory Systems
Sandeep Kumar, Aravinda Prasad, Smruti R. Sarangi, Sreenivas, Subramoney

TL;DR
This paper introduces a dynamic page table management technique for tiered memory systems combining DRAM and NVMM, significantly reducing page walk latency and improving application performance.
Contribution
It proposes a novel, transparent page table placement and migration policy tailored for heterogeneous memory systems, optimizing performance for large memory applications.
Findings
Reduces page table walk cycles by 12%.
Decreases total execution cycles by 20%.
Improves application runtime by 20% on average.
Abstract
Modern enterprise servers are increasingly embracing tiered memory systems with a combination of low latency DRAMs and large capacity but high latency non-volatile main memories (NVMMs) such as Intel's Optane DC PMM. Prior works have focused on efficient placement and migration of data on a tiered memory system, but have not studied the optimal placement of page tables. Explicit and efficient placement of page tables is crucial for large memory footprint applications with high TLB miss rates because they incur dramatically higher page walk latency when page table pages are placed in NVMM. We show that (i) page table pages can end up on NVMM even when enough DRAM memory is available and (ii) page table pages that spill over to NVMM due to DRAM memory pressure are not migrated back later when memory is available in DRAM. We study the performance impact of page table placement in a…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Data Storage Technologies · Parallel Computing and Optimization Techniques · Cloud Computing and Resource Management
