Streaming Hypergraph Partitioning Algorithms on Limited Memory Environments
Fatih Ta\c{s}yaran, Berkay Demireller, Kamer Kaya, Bora U\c{c}ar

TL;DR
This paper introduces efficient streaming hypergraph partitioning algorithms suitable for limited-memory environments, significantly improving runtime and enabling better partition quality in edge computing scenarios.
Contribution
It presents a modified version of a known streaming algorithm with drastically reduced runtime and proposes new sketch- and hash-based algorithms that leverage extra memory for improved partitioning.
Findings
New algorithm reduces runtime from 17800s to 10s on medium-scale hypergraphs.
Proposed algorithms perform well on various hardware architectures.
Memory-aware algorithms improve partition quality in streaming hypergraph scenarios.
Abstract
Many well-known, real-world problems involve dynamic data which describe the relationship among the entities. Hypergraphs are powerful combinatorial structures that are frequently used to model such data. For many of today's data-centric applications, this data is streaming; new items arrive continuously, and the data grows with time. With paradigms such as Internet of Things and Edge Computing, such applications become more natural and more practical. In this work, we assume a streaming model where the data is modeled as a hypergraph, which is generated at the edge. This data then partitioned and sent to remote nodes via an algorithm running on a memory-restricted device such as a single board computer. Such a partitioning is usually performed by taking a connectivity metric into account to minimize the communication cost of later analyses that will be performed in a distributed…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsGraph Theory and Algorithms · VLSI and FPGA Design Techniques · Interconnection Networks and Systems
