Update the Root of Integrity Tree in Secure Non-Volatile Memory Systems with Low Overhead
Jianming Huang, Yu Hua

TL;DR
This paper introduces SCUE, a low-overhead scheme for updating the integrity tree root in non-volatile memory systems, significantly improving performance while maintaining data integrity after system failures.
Contribution
The paper proposes a novel root update method that bypasses intermediate nodes, reducing latency and ensuring crash consistency in integrity trees for NVM systems.
Findings
SCUE reduces root update latency compared to existing methods.
System integrity is maintained after failures with minimal overhead.
Evaluation shows SCUE outperforms state-of-the-art schemes in performance.
Abstract
Data integrity is important for non-volatile memory (NVM) systems that maintain data even without power. The data integrity in NVM is possibly compromised by integrity attacks, which can be defended against by integrity verification via integrity trees. After NVM system failures and reboots, the integrity tree root is responsible for providing a trusted execution environment. However, the root often becomes a performance bottleneck, since updating the root requires high latency on the write critical path to propagate the modifications from leaf nodes to the root. The root and leaf nodes have to ensure the crash consistency between each other to avoid any update failures that potentially result in misreporting the attacks after system reboots. In this paper, we propose an efficient and low-latency scheme, called SCUE, to directly update the root on the SGX integrity tree (SIT) by…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Data Storage Technologies · Parallel Computing and Optimization Techniques · Distributed systems and fault tolerance
