Designing a Binary Clock using logic gates
Jacob John

TL;DR
This paper presents the design of a binary clock using logic gates, aiming to replace traditional digital displays with a binary representation of time for enhanced technical interest.
Contribution
It introduces a binary clock design utilizing logic gates and basic electronic components, offering a novel approach to digital time display in wristwatches.
Findings
Successful binary clock prototype built and tested
Binary time representation displayed using LEDs
Design demonstrates feasibility of binary time readout
Abstract
Wristwatches have been a common fashion accessory addition for several people. However, the concept of using a seven-segment digital display or sometimes, even an analog indicator hasn't changed for a number of years. This project aims to test and design a binary clock, also referred to as 32, 16, 8, 4, 2, 1 clock or even 8, 4, 2, 1 clock (due to their display configuration), that could change this everlasting display for watches. Specifically, digital logic and design engineers would find interest in this topic due to the sophistication involved in reading-out the time. This project will do so using by showing each decimal digit of sexagesimal time as a binary value. This design will be primarily functioning on logic gates and would involve the use of several basic components that include, but are not limited to, integrated circuits (or ICs), Light-emitting diodes (LEDs), and resistors.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvancements in PLL and VCO Technologies
