Multilevel Hypergraph Partitioning with Vertex Weights Revisited
Tobias Heuer, Nikolai Maas, Sebastian Schlag

TL;DR
This paper revisits multilevel hypergraph partitioning with vertex weights, proposing a new balance definition and a recursive-bipartitioning method to improve feasibility and quality of solutions.
Contribution
It introduces a new balance constraint definition and a recursive-bipartitioning technique integrated into KaHyPar, enhancing partitioning quality with weighted hypergraphs.
Findings
The new balance definition overcomes infeasibility and imbalance issues.
The recursive-bipartitioning method reliably produces balanced solutions.
The approach yields high-quality partitions on diverse benchmarks.
Abstract
The balanced hypergraph partitioning problem (HGP) is to partition the vertex set of a hypergraph into k disjoint blocks of bounded weight, while minimizing an objective function defined on the hyperedges. Whereas real-world applications often use vertex and edge weights to accurately model the underlying problem, the HGP research community commonly works with unweighted instances. In this paper, we argue that, in the presence of vertex weights, current balance constraint definitions either yield infeasible partitioning problems or allow unnecessarily large imbalances and propose a new definition that overcomes these problems. We show that state-of-the-art hypergraph partitioners often struggle considerably with weighted instances and tight balance constraints (even with our new balance definition). Thus, we present a recursive-bipartitioning technique that is able to reliably compute…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and FPGA Design Techniques · Interconnection Networks and Systems · Low-power high-performance VLSI design
