Reflective Parametric Frequency Selective Limiters with sub-dB Loss and $\mu$Watts Power Thresholds
Hussein M. E. Hussein, Mahmoud A. A. Ibrahim, Matteo Rinaldi, Marvin, Onabajo, and Cristian Cassella

TL;DR
This paper presents a novel reflective parametric frequency selective limiter with ultra-low power thresholds and minimal insertion loss, enhancing EMI resilience for low-power wireless systems.
Contribution
The paper introduces a new design methodology for reflective pFSLs with record-low power thresholds and sub-dB insertion loss, demonstrated through a practical PCB implementation.
Findings
Achieved a record-low power threshold of -3.4 dBm.
Demonstrated sub-dB insertion loss (0.94 dB) at 2.1 GHz.
Provided strong suppression (>12 dB) for signals up to 28 dBm.
Abstract
This article describes the design methodology to achieve reflective diode-based parametric frequency selective limiters (pFSLs) with low power thresholds () and sub-dB insertion-loss values () for driving power levels () lower than . In addition, we present the measured performance of a reflective pFSL designed through the discussed methodology and assembled on a FR-4 printed circuit board (PCB). Thanks to its optimally engineered dynamics, the built pFSL can operate around 2.1 GHz while exhibiting record-low (-3.4 dBm) and (0.94 dB) values. Furthermore, while the pFSL can selectively attenuate undesired signals with power ranging from -3.4 dBm to 13 dBm, it provides a strong suppression level (IS > 12.0 dB) even when driven by much higher values approaching 28 dBm. Such measured performance metrics demonstrate how the…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
