An Empirical-cum-Statistical Approach to Power-Performance Characterization of Concurrent GPU Kernels
Nilanjan Goswami, Amer Qouneh, Chao Li, Tao Li

TL;DR
This paper presents an empirical and statistical framework for analyzing power and performance in concurrent GPU kernels, introducing a benchmark suite and demonstrating significant energy savings through concurrency.
Contribution
It develops a multi-kernel throughput workload framework and benchmark suite, enabling systematic power-performance analysis of concurrent GPU workloads for exascale data centers.
Findings
Concurrency reduces energy consumption by up to 33%.
Power dissipation is not significantly affected by concurrency.
The benchmark suite captures diverse kernel workload behaviors.
Abstract
Growing deployment of power and energy efficient throughput accelerators (GPU) in data centers demands enhancement of power-performance co-optimization capabilities of GPUs. Realization of exascale computing using accelerators requires further improvements in power efficiency. With hardwired kernel concurrency enablement in accelerators, inter- and intra-workload simultaneous kernels computation predicts increased throughput at lower energy budget. To improve Performance-per-Watt metric of the architectures, a systematic empirical study of real-world throughput workloads (with concurrent kernel execution) is required. To this end, we propose a multi-kernel throughput workload generation framework that will facilitate aggressive energy and performance management of exascale data centers and will stimulate synergistic power-performance co-optimization of throughput architectures. Also, we…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsParallel Computing and Optimization Techniques · Embedded Systems Design Techniques · Low-power high-performance VLSI design
