CHIME: Cross-passage Hierarchical Memory Network for Generative Review Question Answering
Junru Lu, Gabriele Pergola, Lin Gui, Binyang Li, Yulan He

TL;DR
CHIME is a novel hierarchical memory network that enhances multi-passage generative question answering by integrating cross-passage evidence and answer refinement, leading to more accurate and interpretable responses.
Contribution
The paper introduces CHIME, a new memory-augmented architecture for generative QA that improves answer quality and interpretability over existing models.
Findings
Outperforms state-of-the-art baselines on AmazonQA dataset
Produces more syntactically well-formed answers
Enhances interpretability through memory modules
Abstract
We introduce CHIME, a cross-passage hierarchical memory network for question answering (QA) via text generation. It extends XLNet introducing an auxiliary memory module consisting of two components: the context memory collecting cross-passage evidences, and the answer memory working as a buffer continually refining the generated answers. Empirically, we show the efficacy of the proposed architecture in the multi-passage generative QA, outperforming the state-of-the-art baselines with better syntactically well-formed answers and increased precision in addressing the questions of the AmazonQA review dataset. An additional qualitative analysis revealed the interpretability introduced by the memory module.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Code & Models
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsTopic Modeling · Advanced Text Analysis Techniques · Natural Language Processing Techniques
MethodsLinear Layer · Interpretability · Byte Pair Encoding · Softmax · Dense Connections · Refunds@Expedia|||How do I get a full refund from Expedia? · Layer Normalization · Attention Is All You Need · Memory Network · Linear Warmup With Linear Decay
