A novel quad-channel 10 Gbps CMOS VCSEL array driver with integrated charge pumps
X. Huang, D. Gong, D. Guo, S. Hou, G. Huang, S. Kulis, C. Liu, T. Liu,, P. Moreira, A. S\'anchez Rodr\'iguez, H. Sun, Q. Sun, J. Troska, L. Xiao, L., Zhang, W. Zhang, and J. Ye

TL;DR
This paper introduces a 4-channel CMOS VCSEL driver with integrated charge pumps designed for high-speed data transmission up to 10 Gbps, suitable for harsh environments, demonstrating effective voltage management and low power consumption.
Contribution
The paper presents a novel 65 nm CMOS ASIC with integrated charge pumps for VCSEL arrays, enabling high-speed operation in challenging conditions, which is a significant advancement over existing solutions.
Findings
Capable of driving VCSELs with 2.8 V forward voltage
Operates at 10 Gbps per channel
Consumes 94 mW per channel
Abstract
We present a novel design and the test results of a 4-channel driver for an array of Vertical-Cavity Surface-Emitting Lasers (VCSELs). This ASIC, named cpVLAD and fabricated in a 65 nm CMOS technology, has on-chip charge pumps and is for data rates up to 10 Gbps per channel. The charge pumps are implemented to address the issue of voltage margin of the VCSEL driving stage in the applications under low temperature and harsh radiation environment. Test results indicate that cpVLAD is capable of driving VCSELs with forward voltages of up to 2.8 V using 1.2 V and 2.5 V power supplies with a power consumption of 94 mW/channel.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
