Synchronizer-Free Digital Link Controller
Johannes Bund, Matthias F\"ugger, Christoph Lenzen, Moti, Medina

TL;DR
This paper introduces a metastability-containing digital link controller that enables low-latency, high-throughput communication between independent clock domains without traditional synchronizers, ensuring metastability-free data transfer.
Contribution
It presents a novel control circuit design that tolerates metastability and guarantees safe communication, with formal proof and SPICE simulation validation.
Findings
Metastability-free communication is achievable with the proposed controller.
Formal correctness of the producer-consumer link is established.
Simulation confirms low overhead and high-speed operation at 2GHz.
Abstract
This work presents a producer-consumer link between two independent clock domains. The link allows for metastability-free, low-latency, high-throughput communication by slight adjustments to the clock frequencies of the producer and consumer domains steered by a controller circuit. Any such controller cannot deterministically avoid, detect, nor resolve metastability. Typically, this is addressed by synchronizers, incurring a larger dead time in the control loop. We follow the approach of Friedrichs et al. (TC 2018) who proposed metastability-containing circuits. The result is a simple control circuit that may become metastable, yet deterministically avoids buffer underrun or overflow. More specifically, the controller output may become metastable, but this may only affect oscillator speeds within specific bounds. In contrast, communication is guaranteed to remain metastability-free. We…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
