LOCx2-130, a low-power, low-latency, 2 x 4.8-Gbps serializer ASIC for detector front-end readout
Le Xiao, Quan Sun, Datao Gong, Emily Baker, Binwei Deng, Di Guo,, Huiqin He, Suen Hou, Chonghan Liu, Tiankuan Liu, James Thomas, Jian Wang,, Annie C. Xiang, Dongxu Yang, Jingbo Ye, Xiandong Zhao, Wei Zhou

TL;DR
This paper introduces LOCx2-130, a low-power, low-latency serializer ASIC operating at 4.8 Gbps per channel, designed for detector front-end readout with versatile ADC interfacing.
Contribution
The paper presents a novel dual-channel serializer ASIC fabricated in 130-nm CMOS, achieving low power consumption and latency suitable for detector readout applications.
Findings
Operates at 4.8 Gbps per channel
Consumes 440 mW power
Latency under 40.7 ns
Abstract
In this paper, we present the design and test results of LOCx2-130, a low-power, low-latency, dual-channel transmitter ASIC for detector front-end readout. LOCx2-130 has two channels of encoders and serializers, and each channel operates at 4.8 Gbps. LOCx2-130 can interface with three types of ADCs, an ASIC ADC and two COTS ADCs. LOCx2-130 is fabricated in a commercial 130-nm CMOS technology and is packaged in a 100-pin QFN package. LOCx2-130 consumes 440 mW and achieves a latency of less than 40.7 ns.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
