When Probabilistic Shaping Realizes Improper Signaling for Hardware Distortion Mitigation
Sidrah Javed, Ahmed Elzanaty, Osama Amin, Basem Shihada and, Mohamed-Slim Alouini

TL;DR
This paper demonstrates that probabilistic shaping can effectively mitigate hardware distortions in communication systems by optimizing symbol probabilities, outperforming traditional uniform and geometric shaping methods.
Contribution
It introduces a novel probabilistic shaping approach for improper signaling to combat hardware distortions, including an iterative optimization algorithm and hybrid shaping design.
Findings
Probabilistic shaping significantly reduces error probability.
Hybrid shaping combines benefits of PS and GS for better performance.
Up to tenfold improvement in throughput and error rates achieved.
Abstract
Hardware distortions (HWD) render drastic effects on the performance of communication systems. They are recently proven to bear asymmetric signatures; and hence can be efficiently mitigated using improper Gaussian signaling (IGS), thanks to its additional design degrees of freedom. Discrete asymmetric signaling (AS) can practically realize the IGS by shaping the signals' geometry or probability. In this paper, we adopt the probabilistic shaping (PS) instead of uniform symbols to mitigate the impact of HWD and derive the optimal maximum a posterior detector. Then, we design the symbols' probabilities to minimize the error rate performance while accommodating the improper nature of HWD. Although the design problem is a non-convex optimization problem, we simplified it using successive convex programming and propose an iterative algorithm. We further present a hybrid shaping (HS) design to…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsIntegrated Circuits and Semiconductor Failure Analysis · VLSI and Analog Circuit Testing · Sparse and Compressive Sensing Techniques
