Quad-Core RSA Processor with Countermeasure Against Power Analysis Attacks
Javad Bagherzadeh, Vishishtha Bothra, Disha Gujar, Sugandha Gupta,, Jinal Shah
TL;DR
This paper introduces a high-speed, parallel 1024-bit RSA processor with a novel radix-4 Montgomery multiplier and a power attack countermeasure, significantly enhancing performance and security.
Contribution
It presents a new parallel radix-4 Montgomery multiplier and a power attack resistant module for multi-core RSA processors, improving speed and security.
Findings
Computation speed increased by over 4 times
Effective protection against power analysis attacks
Successful implementation of a 1024-bit RSA processor
Abstract
Rivest-Shamir-Adleman (RSA) cryptosystem uses modular multiplication for encryption and decryption. So, performance of RSA can be drastically improved by optimizing modular multiplication. This paper proposes a new parallel, high-radix Montgomery multiplier for 1024 bits multi-core RSA processor. Each computation step operates in radix 4. The computation speed is increased by more than 4 times. We also implement a True Random Number Generator based resilience block to protect the coprocessor against power attacks.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsCryptography and Residue Arithmetic · Cryptographic Implementations and Security · Cryptography and Data Security