Optimum Reconfiguration of Routing Interconnection Network in APSoC Fabrics
Mostafa Darvishi

TL;DR
This paper introduces an automated algorithm for optimal configuration of routing resources in Xilinx Zynq-7000 APSoC fabrics, enhancing control and performance measurement without external equipment.
Contribution
The paper presents a novel automated algorithm for configuring routing interconnection networks in APSoC fabrics, improving resource utilization and performance analysis capabilities.
Findings
Optimized routing configurations improve slack time.
Power consumption is reduced with the proposed algorithm.
The setup enables performance measurement without external instruments.
Abstract
This paper presents an automated algorithm for optimum configuration of routing interconnection network in Xilinx Zynq-7000 All programmable system-on-chip (APSoC) fabrics. A method to configure circuits with optimum routing resources is presented along with their performance parameters with and without the proposed algorithm. The proposed algorithm enables full control over routing resources for using different interconnection types in order to create routing-based circuit-under-test. The algorithm proposes the routing techniques through the 2-D array of switch matrices inside the interconnection network and automatically identifies the involved programmable interconnection points associated with a node. An experimental setup is proposed to measure the performance parameters such as slack time and power with and without the applied algorithm on the APSoC routing resources. The proposed…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and Analog Circuit Testing · Physical Unclonable Functions (PUFs) and Hardware Security · Embedded Systems Design Techniques
