Dagger: Towards Efficient RPCs in Cloud Microservices with Near-Memory Reconfigurable NICs
Nikita Lazarev, Neil Adit, Shaojie Xiang, Zhiru Zhang, and Christina, Delimitrou

TL;DR
Dagger introduces an FPGA-based NIC platform with near-memory reconfigurable interconnects to accelerate RPCs in microservices, reducing latency and improving CPU utilization in cloud environments.
Contribution
The paper presents a novel FPGA-based NIC architecture with near-memory reconfigurable interconnects tailored for microservice RPC acceleration.
Findings
Significant reduction in RPC latency.
Improved CPU utilization for microservices.
Enhanced efficiency and programmability of network interfaces.
Abstract
Cloud applications are increasingly relying on hundreds of loosely-coupled microservices to complete user requests that meet an applications end-to-end QoS requirements. Communication time between services accounts for a large fraction of the end-to-end latency and can introduce performance unpredictability and QoS violations. This work presents our early work on Dagger, a hardware acceleration platform for networking, designed specifically with the unique qualities of microservices in mind. The Dagger architecture relies on an FPGA-based NIC, closely coupled with the processor over a configurable memory interconnect, designed to offload and accelerate RPC stacks. Unlike the traditional cloud systems that use PCIe links as the NIC I/O interface, we leverage memory-interconnected FPGAs as networking devices to provide the efficiency, transparency, and programmability needed for…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
