Hardware implementation of Bayesian network building blocks with stochastic spintronic devices
Punyashloka Debashis, Vaibhav Ostwal, Rafatul Faria, Supriyo Datta,, Joerg Appenzeller, Zhihong Chen

TL;DR
This paper demonstrates a hardware implementation of Bayesian network building blocks using stochastic spintronic devices, offering a promising approach to efficiently model complex probabilistic systems.
Contribution
It introduces an experimental spintronic device-based hardware platform for Bayesian networks, enabling stochastic behavior and scalable implementation of probabilistic models.
Findings
Successfully built a two-node stochastic network with controllable correlations
Mapped conditional probability tables to the spintronic hardware
Simulated a four-node Bayesian network using the proposed devices
Abstract
Bayesian networks are powerful statistical models to understand causal relationships in real-world probabilistic problems such as diagnosis, forecasting, computer vision, etc. For systems that involve complex causal dependencies among many variables, the complexity of the associated Bayesian networks become computationally intractable. As a result, direct hardware implementation of these networks is one promising approach to reducing power consumption and execution time. However, the few hardware implementations of Bayesian networks presented in literature rely on deterministic CMOS devices that are not efficient in representing the inherently stochastic variables in a Bayesian network. This work presents an experimental demonstration of a Bayesian network building block implemented with naturally stochastic spintronic devices. These devices are based on nanomagnets with perpendicular…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsError Correcting Code Techniques · Quantum Computing Algorithms and Architecture · Advanced Memory and Neural Computing
