Crosstalk Noise based Configurable Computing: A New Paradigm for Digital Electronics
Naveen Kumar Macha, Md Arif Iqbal, Bhavana Tejaswini Repalle, Sehtab, Hossain, Mostafizur Rahman

TL;DR
This paper introduces a novel noise-based computing paradigm that leverages interconnect crosstalk for programmable logic, offering potential scalability and security advantages over traditional transistor-based digital electronics.
Contribution
It presents a new crosstalk-based computing approach, demonstrating a functioning chip at 65nm and simulation results at 7nm showing significant improvements in density, power, and performance.
Findings
Experimental demonstration of crosstalk computing at 65nm
Simulation results at 7nm show >48% density gain
Simulation results at 7nm show >57% power savings
Abstract
The past few decades have seen exponential growth in capabilities of digital electronics primarily due to the ability to scale Integrated Circuits (ICs) to smaller dimensions while attaining power and performance benefits. That scalability is now being challenged due to the lack of scaled transistor performance and also manufacturing complexities [1]-[5]. In addition, the growing cyber threat in fabless manufacturing era poses a new front that modern ICs need to withstand. We present a new noise based computing where the interconnect interference between nanoscale metal lines is intentionally engineered to exhibit programmable Boolean logic behavior. The reliance on just coupling between metal lines and not on transistors for computing, and the programmability are the foundations for better scalability, and security by obscurity. Here, we show experimental evidence of a functioning…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsLow-power high-performance VLSI design · Advancements in Semiconductor Devices and Circuit Design · VLSI and FPGA Design Techniques
