Optimizing the Efficiency of Accelerated Reliability Testing for the Internet Router Motherboard
Hanxiao Zhang, Shouzhou Liu, Yan-Fu Li

TL;DR
This paper presents a novel two-step optimization approach to significantly reduce testing time and enhance efficiency for internet router mainboard reliability testing, with adaptive capabilities based on failure data.
Contribution
It introduces a new method for selecting and scheduling test cases that reduces testing time and improves efficiency, adaptable to new failure data.
Findings
Achieved 10% reduction in testing time.
Improved test sequence efficiency by over 75%.
Method adapts automatically to new failure data.
Abstract
With the rapid development of internet Router, the complexity of its mainboard has been growing dramatically. The high reliability requirement renders the number of testing cases increasing exponentially, which becomes the bottleneck that prevents further elevation of the production efficiency. In this work, we develop a novel optimization method of two major steps to largely reduce the testing time and increase the testing efficiency. In the first step, it optimizes the selection of test cases given the required amount of testing time reduction while ensuring the coverage of failures. In the second step, selected test cases are optimally scheduled to maximize the efficiency of mainboard testing. A numerical experiment is investigated to illustrate the effectiveness of the proposed methods. The results show that the optimal subset of the test cases can be selected satisfying the 10%…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsSoftware Testing and Debugging Techniques · Software Reliability and Analysis Research · VLSI and Analog Circuit Testing
