Shenjing: A low power reconfigurable neuromorphic accelerator with partial-sum and spike networks-on-chip
Bo Wang, Jun Zhou, Weng-Fai Wong, and Li-Shiuan Peh

TL;DR
Shenjing is a configurable, low-power neuromorphic accelerator that efficiently maps various neural network models onto hardware without retraining, significantly reducing energy consumption for on-device AI applications.
Contribution
It introduces Shenjing, a reconfigurable SNN architecture with fully software-exposed communication, enabling direct mapping of diverse neural networks without model modification or retraining.
Findings
Achieved 96% accuracy on MNIST with 1.26mW power consumption.
Successfully mapped ANNs like CNNs and residual networks onto Shenjing.
Demonstrated energy-efficient inference suitable for on-device AI.
Abstract
The next wave of on-device AI will likely require energy-efficient deep neural networks. Brain-inspired spiking neural networks (SNN) has been identified to be a promising candidate. Doing away with the need for multipliers significantly reduces energy. For on-device applications, besides computation, communication also incurs a significant amount of energy and time. In this paper, we propose Shenjing, a configurable SNN architecture which fully exposes all on-chip communications to software, enabling software mapping of SNN models with high accuracy at low power. Unlike prior SNN architectures like TrueNorth, Shenjing does not require any model modification and retraining for the mapping. We show that conventional artificial neural networks (ANN) such as multilayer perceptron, convolutional neural networks, as well as the latest residual neural networks can be mapped successfully onto…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Code & Models
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · Neuroscience and Neural Engineering
