A Direct- Conversion Digital Beamforming Array Receiver with 800 MHz Channel Bandwidth at 28 GHz using Xilinx RF SoC
Sravan Pulipati, Viduneth Ariyarathna, Udara De Silva, Najath Akram,, Elias Alwan, Arjuna Madanayake, Soumyajit Mandal, Theodore S. Rappaport

TL;DR
This paper presents a fully-digital 28 GHz array receiver with 800 MHz bandwidth using a Xilinx RF SoC, demonstrating high-speed sampling and real-time beamforming with commercial off-the-shelf components.
Contribution
It introduces a novel fully-digital array receiver design at 28 GHz utilizing a Xilinx RF SoC with high bandwidth and real-time digital beamforming capabilities.
Findings
Supports ADC sample rates up to 2 GS/second
Operates with up to 1 GHz bandwidth per antenna
Uses COTS electronics for 28 GHz beamforming
Abstract
This paper discusses early results associated with a fully-digital direct-conversion array receiver at 28~GHz. The proposed receiver makes use of commercial off-the-shelf (COTS) electronics, including the receiver chain. The design consists of a custom 28~GHz patch antenna sub-array providing gain in the elevation plane, with azimuthal plane beamforming provided by real-time digital signal processing (DSP) algorithms running on a Xilinx Radio Frequency System on Chip (RF SoC). The proposed array receiver employs element-wise fully-digital array processing that supports ADC sample rates up to 2~GS/second and up to 1~GHz of operating bandwidth per antenna. The RF mixed-signal data conversion circuits and DSP algorithms operate on a single-chip RF SoC solution installed on the Xilinx ZCU1275 prototyping platform.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
