Exploring the Behavior of Coherent Accelerator Processor Interface (CAPI) on IBM Power8+ Architecture and FlashSystem 900
Kaushik Velusamy, Smriti Prathapan, Milton Halem

TL;DR
This paper evaluates the performance of IBM's CAPI interface with FlashSystem 900, demonstrating high throughput and efficiency for large-scale data operations compared to other storage devices.
Contribution
It provides experimental analysis of CAPI's impact on flash storage performance, highlighting its advantages in high-throughput, low-latency data access for large datasets.
Findings
FS900 with CAPI achieves highest IO/s and OP/s for reads.
FS900 outperforms SSD and NVM in write IO/s.
CAPI enables cost-effective large dataset processing.
Abstract
The Coherent Accelerator Processor Interface (CAPI) is a general term for the infrastructure that provides high throughput and low latency path to the flash storage connected to the IBM POWER 8+ System. CAPI accelerator card is attached coherently as a peer to the Power8+ processor. This removes the overhead and complexity of the IO subsystem and allows the accelerator to operate as part of an application. In this paper, we present the results of experiments on IBM FlashSystem900 (FS900) with CAPI accelerator card using the "CAPI-Flash IBM Data Engine for NoSQL Software" Library. This library provides the application, a direct access to the underlying flash storage through user space APIs, to manage and access the data in flash. This offloads kernel IO driver functionality to dedicated CAPI FPGA accelerator hardware. We conducted experiments to analyze the performance of FS900 with CAPI…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
