Quantum supremacy and random circuits
Ramis Movassagh

TL;DR
This paper establishes the formidable classical computational hardness of estimating output probabilities of random quantum circuits, supporting the claim that quantum supremacy has been achieved through experimental demonstrations like Google's 53-qubit RCS.
Contribution
It proves that estimating output probabilities of random quantum circuits is P-hard, introduces the Cayley path interpolation method, and generalizes the Berlekamp-Welch algorithm for quantum complexity analysis.
Findings
Estimating output probabilities of random quantum circuits is P-hard.
Random circuit sampling is a strong candidate for demonstrating quantum supremacy.
The results imply an exponential hardness barrier for classical simulation of most quantum circuits.
Abstract
As Moore's law reaches its limits, quantum computers are emerging with the promise of dramatically outperforming classical computers. We have witnessed the advent of quantum processors with over quantum bits (qubits), which are expected to be beyond the reach of classical simulation. Quantum supremacy is the event at which the old Extended Church-Turing Thesis is overturned: A quantum computer performs a task that is practically impossible for any classical (super)computer. The demonstration requires both a solid theoretical guarantee and an experimental realization. The lead candidate is Random Circuit Sampling (RCS), which is the task of sampling from the output distribution of random quantum circuits. Google recently announced a qubit experimental demonstration of RCS. Soon after, classical algorithms appeared that challenge the supremacy of random circuits by estimating…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Computability, Logic, AI Algorithms · Low-power high-performance VLSI design
