ScanSAT: Unlocking Static and Dynamic Scan Obfuscation
Lilas Alrahis, Muhammad Yasin, Nimisha Limaye, Hani Saleh, Baker, Mohammad, Mahmoud Al-Qutayri, Ozgur Sinanoglu

TL;DR
ScanSAT is an attack method that can break both static and dynamic scan obfuscation techniques in integrated circuits, effectively extracting secret keys even with large key sizes and scan compression, posing a significant security risk.
Contribution
This paper introduces ScanSAT, a novel attack that transforms scan obfuscated circuits into logic-locked versions and applies SAT-based techniques to extract secret keys.
Findings
ScanSAT achieves 100% success rate on tested obfuscation schemes.
Effective against large key sizes and scan compression.
Breaks both static and dynamic scan obfuscation techniques.
Abstract
While financially advantageous, outsourcing key steps, such as testing, to potentially untrusted Outsourced Assembly and Test (OSAT) companies may pose a risk of compromising on-chip assets. Obfuscation of scan chains is a technique that hides the actual scan data from the untrusted testers; logic inserted between the scan cells, driven by a secret key, hides the transformation functions that map the scan-in stimulus (scan-out response) and the delivered scan pattern (captured response). While static scan obfuscation utilizes the same secret key, and thus, the same secret transformation functions throughout the lifetime of the chip, dynamic scan obfuscation updates the key periodically. In this paper, we propose ScanSAT: an attack that transforms a scan obfuscated circuit to its logic-locked version and applies the Boolean satisfiability (SAT) based attack, thereby extracting the secret…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsPhysical Unclonable Functions (PUFs) and Hardware Security · Integrated Circuits and Semiconductor Failure Analysis · VLSI and Analog Circuit Testing
