Survey and Benchmarking of Machine Learning Accelerators
Albert Reuther, Peter Michaleas, Michael Jones, Vijay Gadepally,, Siddharth Samsi, Jeremy Kepner

TL;DR
This paper surveys the landscape of machine learning accelerators, analyzes trends in performance and power, and benchmarks two low-power accelerators for embedded inference applications.
Contribution
It provides a comprehensive survey of publicly announced ML accelerators, visualizes performance trends, and benchmarks two promising low-power accelerators for embedded use.
Findings
Power consumption and numerical precision trends analyzed
Benchmark results show real-world performance of low-power accelerators
Comparison with Intel CPU highlights strengths and weaknesses
Abstract
Advances in multicore processors and accelerators have opened the flood gates to greater exploration and application of machine learning techniques to a variety of applications. These advances, along with breakdowns of several trends including Moore's Law, have prompted an explosion of processors and accelerators that promise even greater computational and machine learning capabilities. These processors and accelerators are coming in many forms, from CPUs and GPUs to ASICs, FPGAs, and dataflow accelerators. This paper surveys the current state of these processors and accelerators that have been publicly announced with performance and power consumption numbers. The performance and power values are plotted on a scatter graph and a number of dimensions and observations from the trends on this plot are discussed and analyzed. For instance, there are interesting trends in the plot regarding…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
