$\texttt{DeepSqueeze}$: Decentralization Meets Error-Compensated Compression
Hanlin Tang, Xiangru Lian, Shuang Qiu, Lei Yuan, Ce Zhang, Tong Zhang,, Ji Liu

TL;DR
DeepSqueeze introduces a novel error-compensated compression algorithm for decentralized training, significantly reducing communication costs and outperforming existing methods, marking the first successful application of this technology in decentralized learning.
Contribution
The paper develops the first error-compensated compression method tailored for decentralized training, addressing the unique challenges posed by decentralization.
Findings
DeepSqueeze outperforms existing decentralized compression algorithms.
Theoretical analysis confirms convergence and efficiency.
Empirical results demonstrate significant communication savings.
Abstract
Communication is a key bottleneck in distributed training. Recently, an \emph{error-compensated} compression technology was particularly designed for the \emph{centralized} learning and receives huge successes, by showing significant advantages over state-of-the-art compression based methods in saving the communication cost. Since the \emph{decentralized} training has been witnessed to be superior to the traditional \emph{centralized} training in the communication restricted scenario, therefore a natural question to ask is "how to apply the error-compensated technology to the decentralized learning to further reduce the communication cost." However, a trivial extension of compression based centralized training algorithms does not exist for the decentralized scenario. key difference between centralized and decentralized training makes this extension extremely non-trivial. In this paper,…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsComplexity and Algorithms in Graphs · VLSI and FPGA Design Techniques · Ferroelectric and Negative Capacitance Devices
