Efficient FPGA Floorplanning for Partial Reconfiguration-Based Applications
Norbert Deak, Octavian Cre\c{t}, Horia Hede\c{s}iu

TL;DR
This paper presents an efficient automatic FPGA floorplanning algorithm tailored for partial reconfiguration applications, considering modern FPGA architectures and PR constraints to optimize routing and reduce computational time.
Contribution
The paper introduces a novel recursive pseudo-bipartitioning heuristic for automatic floorplanning that accounts for FPGA heterogeneity and aspect ratio constraints, improving over existing methods.
Findings
Algorithm outperforms existing solutions in speed and quality.
Effectively handles modern FPGA architectures and PR constraints.
Reduces manual effort in FPGA partial module placement.
Abstract
Partial Reconfiguration (PR) is a technique that allows reconfiguring the FPGA chip at runtime. However, current design support tools require manual floorplanning of the partial modules. Several approaches have been proposed in this field, but only a few of them consider all aspects of PR, like the shape and the aspect ratio of the reconfigurable region. Most of them are defined for old FPGA architectures and have a high computational time. This paper introduces an efficient automatic floorplanning algorithm, which takes into account the heterogeneous architectures of modern FPGA families, as well as PR constraints, introducing the aspect ratio constraint to optimize routing. The algorithm generates possible placements of the partial modules, then applies a recursive pseudo-bipartitioning heuristic search to find the best floorplan. The experiments showed that the algorithm's…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and FPGA Design Techniques · Embedded Systems Design Techniques · VLSI and Analog Circuit Testing
