A conformance relation and complete test suites for I/O systems
Adilson Luiz Bonifacio, Arnaldo Vieira Moura

TL;DR
This paper introduces a new, more general conformance relation for I/O systems, provides methods to generate finite and complete test suites, and analyzes the complexity of these mechanisms, extending and encompassing existing approaches like ioco.
Contribution
It proposes a generalized conformance relation, develops algorithms for finite, complete test suite generation, and analyzes their complexity, unifying and extending prior work including ioco.
Findings
The new conformance relation generalizes ioco.
Finite, complete test suites can be systematically generated.
The complexity of test generation is characterized and discussed.
Abstract
Model based testing is a well-established approach to verify implementations modeled by I/O labeled transition systems (IOLTSs). One of the challenges stemming from model based testing is the conformance checking and the generation of test suites, specially when completeness is a required property. In order to check whether an implementation under test is in compliance with its respective specification one resorts to some form of conformance relation that guarantees the expected behavior of the implementations, given the behavior of the specification. The ioco conformance relation is an example of such a relation, specially suited for asynchronous models. In this work we study a more general conformance relation, show how to generate finite and complete test suites, and discuss the complexity of the test generation mechanism under this more general conformance relation. We also show…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsSoftware Testing and Debugging Techniques · Formal Methods in Verification · VLSI and Analog Circuit Testing
