Loading paper
uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures | Tomesphere