A general-purpose hierarchical mesh partitioning method with node balancing strategies for large-scale numerical simulations
Fande Kong, Roy H. Stogner, Derek R. Gaston, John W. Peterson, Cody J., Permann, Andrew E. Slaughter, Richard C. Martineau

TL;DR
This paper introduces a hierarchical mesh partitioning method that improves load balancing and reduces communication costs in large-scale parallel simulations, enabling efficient computations on tens of thousands of cores.
Contribution
A novel hierarchical partitioning algorithm that accounts for shared memory and multiple cores, enhancing scalability and performance in large-scale simulations.
Findings
Significantly improves preconditioning efficiency.
Enables simulations on up to 32,768 cores.
Handles graphs with nearly 10^9 unknowns.
Abstract
Large-scale parallel numerical simulations are essential for a wide range of engineering problems that involve complex, coupled physical processes interacting across a broad range of spatial and temporal scales. The data structures involved in such simulations (meshes, sparse matrices, etc.) are frequently represented as graphs, and these graphs must be optimally partitioned across the available computational resources in order for the underlying calculations to scale efficiently. Partitions which minimize the number of graph edges that are cut (edge-cuts) while simultaneously maintaining a balance in the amount of work (i.e. graph nodes) assigned to each processor core are desirable, and the performance of most existing partitioning software begins to degrade in this metric for partitions with more than than processor cores. In this work, we consider a general-purpose…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsParallel Computing and Optimization Techniques · VLSI and FPGA Design Techniques · Interconnection Networks and Systems
