Compact 60GHz On-Chip Antenna in 65nm CMOS Technology With Circular and Linear Polarizations for Millimeter-Wave Applications
Arash Masrouri, Nasrin Amiri

TL;DR
This paper presents a compact 60GHz on-chip antenna designed in 65nm CMOS technology, capable of circular and linear polarizations with a maximum efficiency of 60%, suitable for millimeter-wave applications.
Contribution
The paper introduces a novel on-chip antenna design in 65nm CMOS with adjustable polarization modes and optimized radiation efficiency for 60GHz applications.
Findings
Maximum efficiency of 60% at 59.6 GHz
Bandwidth from 58.7 GHz to 62.3 GHz
Peak gain of -0.6 dB (circular) and -0.9 dB (linear)
Abstract
In this paper, design and simulation of a compact on-chip antenna for 60 GHz band applications is presented. Antenna is designed in 65nm TSMC technology. This technology consists of 9 metal layers. A 0.7 mm * 0.7 mm patch with slots is located on 9th layer and first layer is used as ground plane. Total chip size is 0.8 mm * 0.8 mm. In order to enhance radiation efficiency and control axial ratio, four slots are adjusted on ground plane. Circular and linear polarizations are achievable by proper port excitation. Maximum efficiency of the antenna is about 60% at 59.6 GHz. Simulated antenna bandwidth ranges from 58.7 GHz as band start and 62.3 GHz as band stop. Peak gain values for circularly and linearly polarized modes are -0.6 dB and -0.9 dB at 0 respectively.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsMillimeter-Wave Propagation and Modeling · Microwave Engineering and Waveguides · Antenna Design and Analysis
