High linear low noise amplifier based on self-biasing multiple gated transistors
A. Abbasi, N. Sulaiman, Rozita Teymourzadeh

TL;DR
This paper introduces a high linear low noise amplifier using cascade self-biased multiple gated transistors, achieving improved linearity and noise performance for RF applications in 90 nm CMOS technology.
Contribution
It presents a novel cascade MGTR-based LNA design that enhances linearity and noise performance over traditional single-gate LNAs in RF systems.
Findings
Achieved 13 dBm IIP3 in the proposed LNA
Reported 1.9 dB noise figure and 9 dB gain
Demonstrated operation over 0.9 to 2.4 GHz range
Abstract
Noise level frequently set the basic limit on the smallest signal. New noise reduction technology and amplifiers voltage-noise density, yet still offer high speed, high accuracy, and low power solution. Low noise amplifiers always play a significant role in RF technology. Hence in this paper, high linear low noise amplifier (LNA) using cascade self-biased multiple gated transistors (MGTR) is presented. The proposed system is covering 0.9 to 2.4 GHz applications. To verify the functionality of the proposed LNA as a bottleneck of RF technology, a cascade LNA without MGTR is implemented and synthesized. The comparison has been done with the single-gate LNA. From the synthesized result, proposed LNA obtained 10 dBm third-order input intercept point (IIP3) in compare with single-gate LNA at 9dB gain. The proposed LNA is implemented in 90 nm CMOS technology and reported 13 dBm IIP3, 1.9 dB NF…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsRadio Frequency Integrated Circuit Design · Analog and Mixed-Signal Circuit Design · Semiconductor Quantum Structures and Devices
