Development of FEB Configuration Test Board for ATLAS NSW Upgrade
Houbing Lu, Feng Li, Peng Miao, Kun Hu, Zhilei Zhang, Rongqi Sun,, Qingli Ma, and Ge Jin
TL;DR
This paper presents the development of a FEB configuration test board for the ATLAS NSW upgrade, enabling testing and configuration of key ASIC chips and data links, providing a technical reference for system implementation.
Contribution
It introduces a new test board with a flexible communication protocol for configuring and verifying ASIC chips in the ATLAS NSW upgrade.
Findings
Successful configuration of key ASIC chips VMM3 and TDS2
Verification of the data link integrity
Provision of technical reference for system development
Abstract
The FEB(front end board) configuration test board is developed aiming at meeting the requirement of testing the new generation ASIC(application-specific integrated circuit) chips and its configuration system for ATLAS NSW(New Small Wheel) upgrade, In this paper, some functions are developed in terms of the configurations of the key chips on the FEB, VMM3 and TDS2 using GBT-SCA. Additionally, a flexible communication protocol is designed, verifying the whole data link. It provides technical reference for prototype FEB key chip configuration and data readout, as well as the final system configuration.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.