Architectures for High Performance Computing and Data Systems using Byte-Addressable Persistent Memory
Adrian Jackson, Michele Weiland, Mark Parsons, Bernhard Homoelle

TL;DR
This paper proposes architectures leveraging byte-addressable persistent memory to enable large, high-performance memory systems for HPC and data analytics, potentially transforming data storage and sharing.
Contribution
It introduces a novel architecture designed to exploit persistent memory for high-performance computing and data analytics systems, detailing application benefits.
Findings
Supports memory regions > 3TB per server
Enables very high performance I/O
Facilitates new data sharing methods
Abstract
Non-volatile, byte addressable, memory technology with performance close to main memory promises to revolutionise computing systems in the near future. Such memory technology provides the potential for extremely large memory regions (i.e. > 3TB per server), very high performance I/O, and new ways of storing and sharing data for applications and workflows. This paper outlines an architecture that has been designed to exploit such memory for High Performance Computing and High Performance Data Analytics systems, along with descriptions of how applications could benefit from such hardware.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Data Storage Technologies · Caching and Content Delivery · Distributed systems and fault tolerance
