A Note on Polynomial Identity Testing for Depth-3 Circuits
V. Arvind, Abhranil Chatterjee, Rajit Datta, Partha Mukhopadhyay

TL;DR
This paper presents a deterministic polynomial-time algorithm for identity testing of depth-3 arithmetic circuits with bounded fan-in, improving the efficiency of verifying polynomial identities in algebraic complexity.
Contribution
It introduces a deterministic algorithm for polynomial identity testing of depth-3 circuits with bounded fan-in, advancing the understanding of circuit complexity.
Findings
Deterministic polynomial-time identity testing for depth-3 circuits with bounded fan-in.
Algorithm runs in time $2^d ext{ poly}(n,s)$, where $d$ is the fan-in bound.
Applicable over fields $Q$ and $C$.
Abstract
Let be a depth-3 arithmetic circuit of size at most , computing a polynomial (where = or ) and the fan-in of the product gates of is bounded by . We give a deterministic polynomial identity testing algorithm to check whether or not in time .
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsComplexity and Algorithms in Graphs · Cryptography and Data Security · Machine Learning and Algorithms
