Widlar Current Mirror Design Using BJT-Memristor Circuits
Amanzhol Daribay, Irina Dolzhikova

TL;DR
This paper explores integrating memristors into Widlar current mirror circuits, analyzing their impact on power, distortion, and chip size, revealing potential benefits in miniaturization and signal fidelity.
Contribution
It introduces a novel Widlar current mirror design incorporating memristors and compares its performance to traditional circuits.
Findings
Memristor integration reduces chip surface area.
Memristors decrease signal deviation from fundamental frequency.
Power dissipation results are inconclusive due to model limitations.
Abstract
This paper presents a description of basic current mirror (CM), Widlar current mirror, fourth circuit element (memristor) and an analysis of Widlar Configuration with integrated memristor. The analysis has been performed by comparing a modified configuration with a simple circuit of Widlar CM. The focus of analysis were a power dissipation, a Total Harmonic Distortion and a chip-surface. The results has shown that a presence of memristor in the Widlar CM decreases the chip-surface area and the deviation of the signal in the circuit from a fundamental frequency. Although the analysis of power dissipation has also been conducted, there is no definite conclusion about the power losses in the circuit because of the memristor model.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Memory and Neural Computing · CCD and CMOS Imaging Sensors · Analog and Mixed-Signal Circuit Design
