Designing Memory Bits with Dissipation lower than the Landauer's Bound
Saurav Talukdar, Shreyas Bhaban, James Melbourne, Murti V. Salapaka

TL;DR
This paper investigates how modifications to a symmetric double well potential can reduce heat dissipation below Landauer's bound during bit erasure, considering uncertainties and physical design factors.
Contribution
It introduces modifications to the potential that can lower heat dissipation below Landauer's bound and analyzes their effects on memory design and erasure success.
Findings
Modifications can reduce heat dissipation below Landauer's bound.
Asymmetry and overlap influence erasure efficiency.
Design parameters affect memory density and energy efficiency.
Abstract
A Brownian particle in a symmetric double well potential is used as a representation for a single bit memory, where, the location of the particle in either well denotes one of the two states of a single bit memory. This article analyzes the effect of modifications to a symmetric double well potential on the minimum heat dissipation associated with erasure of the information stored in a single bit memory. Two types of modifications are considered, viz., overlap between the two wells and the asymmetry between the two wells of a bit of memory. Moreover, the analysis presented here, takes into account the uncertainty in the success of the erasure process. We quantify the effect of the proposed modifications on the heat dissipation accompanying erasure of a bit of information with a comparison to the Landauer's bound. In particular, we conclude that the proposed modifications could result in…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Memory and Neural Computing · Quantum Computing Algorithms and Architecture · Ferroelectric and Negative Capacitance Devices
