The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes
Abdallah Cheikh, Gianmarco Cerutti, Antonio Mastrandrea, Francesco, Menichelli, Mauro Olivieri

TL;DR
This paper introduces an open-source, RISC-V compliant multi-threaded processor core optimized for IoT end-nodes, featuring a novel interleaved multi-threading architecture and detailed microarchitecture and performance analysis.
Contribution
It presents a new open-source multi-threaded RISC-V core with interleaved threading for IoT, combining hardware/software design and performance evaluation.
Findings
Supports interleaved multi-threading in IoT cores
Provides detailed microarchitecture and performance data
Open-source implementation compatible with Pulpino
Abstract
Internet-of-Things end-nodes demand low power processing platforms characterized by heterogeneous dedicated units, controlled by a processor core running concurrent control threads. Such architecture scheme fits one of the main target application domain of the RISC-V instruction set. We present an open-source processing core compliant with RISC-V on the software side and with the popular Pulpino processor platform on the hardware side, while supporting interleaved multi-threading for IoT applications. The latter feature is a novel contribution in this application domain. We report details about the microarchitecture design along with performance data.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
