Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Networks
Hardik Sharma, Jongse Park, Naveen Suda, Liangzhen Lai, Benson Chau,, Joon Kyung Kim, Vikas Chandra, Hadi Esmaeilzadeh

TL;DR
Bit Fusion introduces a flexible, bit-level dynamic architecture for DNN acceleration that adapts to layer-specific bitwidths, significantly improving speed and energy efficiency without accuracy loss.
Contribution
This work presents a novel bit-flexible accelerator architecture that dynamically fuses bit-level processing elements to match DNN layer requirements, enhancing efficiency over fixed-bitwidth designs.
Findings
3.9x speedup over Eyeriss
5.1x energy savings compared to Eyeriss
Near-matching performance of a high-end GPU at lower power
Abstract
Fully realizing the potential of acceleration for Deep Neural Networks (DNNs) requires understanding and leveraging algorithmic properties. This paper builds upon the algorithmic insight that bitwidth of operations in DNNs can be reduced without compromising their classification accuracy. However, to prevent accuracy loss, the bitwidth varies significantly across DNNs and it may even be adjusted for each layer. Thus, a fixed-bitwidth accelerator would either offer limited benefits to accommodate the worst-case bitwidth requirements, or lead to a degradation in final accuracy. To alleviate these deficiencies, this work introduces dynamic bit-level fusion/decomposition as a new dimension in the design of DNN accelerators. We explore this dimension by designing Bit Fusion, a bit-flexible accelerator, that constitutes an array of bit-level processing elements that dynamically fuse to match…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Neural Network Applications · Advanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices
