A Design-Time/Run-Time Application Mapping Methodology for Predictable Execution Time in MPSoCs
Andreas Weichslgartner, Stefan Wildermann, Deepak Gangadharan, Michael, Gla{\ss}, J\"urgen Teich

TL;DR
This paper introduces a hybrid design-time and run-time methodology for application mapping on MPSoCs, ensuring predictable execution times and resource isolation to meet multiple quality requirements.
Contribution
It presents a novel approach combining formal performance analysis with resource reservation configurations, including a new temporal isolation technique for predictable MPSoC performance.
Findings
Temporal isolation improves feasible mapping success rate by up to 30%.
Energy consumption is reduced with the proposed temporal isolation.
The methodology provides verified real-time guarantees for applications.
Abstract
Executing multiple applications on a single MPSoC brings the major challenge of satisfying multiple quality requirements regarding real-time, energy, etc. Hybrid application mapping denotes the combination of design-time analysis with run-time application mapping. In this article, we present such a methodology, which comprises a design space exploration coupled with a formal performance analysis. This results in several resource reservation configurations, optimized for multiple objectives, with verified real-time guarantees for each individual application. The Pareto-optimal configurations are handed over to run-time management which searches for a suitable mapping according to this information. To provide any real-time guarantees, the performance analysis needs to be composable and the influence of the applications on each other has to be bounded. We achieve this either by spatial or…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
