Threshold-based Obfuscated Keys with Quantifiable Security against Invasive Readout
Shahrzad Keshavarz, Daniel Holcomb

TL;DR
This paper introduces a threshold-based obfuscation technique for memory keys that enhances security against invasive reverse engineering by combining threshold voltage manipulation with error correction, allowing quantifiable security-cost tradeoffs.
Contribution
It proposes a novel methodology that uses threshold-defined behavior and error correcting codes to protect memory keys from invasive attacks, with analysis of reliability and security.
Findings
Threshold manipulation combined with error correction improves security.
The approach maintains key reliability while resisting reverse engineering.
Quantifiable tradeoffs between security and cost are provided.
Abstract
Advances in reverse engineering make it challenging to deploy any on-chip information in a way that is hidden from a determined attacker. A variety of techniques have been proposed for design obfuscation including look-alike cells in which functionality is determined by hard to observe mechanisms including dummy vias or transistor threshold voltages. Threshold-based obfuscation is especially promising because threshold voltages cannot be observed optically and require more sophisticated measurements by the attacker. In this work, we demonstrate the effectiveness of a methodology that applies threshold-defined behavior to memory cells, in combination with error correcting codes to achieve a high degree of protection against invasive reverse engineering. The combination of error correction and small threshold manipulations is significant because it makes the attacker's job harder without…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsPhysical Unclonable Functions (PUFs) and Hardware Security · Advanced Memory and Neural Computing · Integrated Circuits and Semiconductor Failure Analysis
