DeepSecure: Scalable Provably-Secure Deep Learning
Bita Darvish Rouhani, M. Sadegh Riazi, Farinaz Koushanfar

TL;DR
DeepSecure introduces a scalable, privacy-preserving framework for deep learning using optimized garbled circuits, significantly improving throughput and efficiency while maintaining security in distributed data scenarios.
Contribution
It is the first to combine scalable secure deep learning with optimized garbled circuits and pre-processing techniques for enhanced performance.
Findings
Achieves over 58-fold throughput improvement compared to prior solutions.
Provides up to two orders-of-magnitude runtime reduction with pre-processing.
Enables secure delegation of computations to third parties in embedded environments.
Abstract
This paper proposes DeepSecure, a novel framework that enables scalable execution of the state-of-the-art Deep Learning (DL) models in a privacy-preserving setting. DeepSecure targets scenarios in which neither of the involved parties including the cloud servers that hold the DL model parameters or the delegating clients who own the data is willing to reveal their information. Our framework is the first to empower accurate and scalable DL analysis of data generated by distributed clients without sacrificing the security to maintain efficiency. The secure DL computation in DeepSecure is performed using Yao's Garbled Circuit (GC) protocol. We devise GC-optimized realization of various components used in DL. Our optimized implementation achieves more than 58-fold higher throughput per sample compared with the best-known prior solution. In addition to our optimized GC realization, we…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Memory and Neural Computing · Cryptography and Data Security · Ferroelectric and Negative Capacitance Devices
