Improved Inapproximability Results for Steiner Tree via Long Code Based Reductions
Ali \c{C}ivril

TL;DR
This paper advances the understanding of Steiner tree approximation limits by establishing new inapproximability bounds using Long Code based reductions, connecting the problem to the Unique Games Conjecture, and improving bounds for special graph classes.
Contribution
It introduces novel Long Code based reductions to establish tighter inapproximability bounds for Steiner tree, including special cases like quasi-bipartite graphs, and relates the problem to the Unique Games Conjecture.
Findings
No polynomial time algorithm can approximate Steiner tree within a factor better than 19/18 unless P=NP.
It is UG-hard to approximate Steiner tree within a factor better than 17/16.
In quasi-bipartite graphs, the inapproximability factor is improved to 25/24.
Abstract
The best algorithm for approximating Steiner tree has performance ratio [J. Byrka et al., \textit{Proceedings of the 42th Annual ACM Symposium on Theory of Computing (STOC)}, 2010, pp. 583-592], whereas the inapproximability result stays at the factor [M. Chleb\'ik and J. Chleb\'ikov\'a, \textit{Proceedings of the 8th Scandinavian Workshop on Algorithm Theory (SWAT)}, 2002, pp. 170-179]. In this article, we take a step forward to bridge this gap and show that there is no polynomial time algorithm approximating Steiner tree with constant ratio better than unless \textsf{P = NP}. We also relate the problem to the Unique Games Conjecture by showing that it is \textsf{UG}-hard to find a constant approximation ratio better than . In the special case of quasi-bipartite graphs,…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsComplexity and Algorithms in Graphs · Advanced Graph Theory Research · VLSI and FPGA Design Techniques
