Thickness Engineered Tunnel Field-Effect Transistors based on Phosphorene
Fan W. Chen, Hesameddin Ilatikhameneh, Tarek A. Ameen, Gerhard, Klimeck, and Rajib Rahman

TL;DR
This paper proposes a thickness-engineered phosphorene TFET that leverages layer-dependent bandgap properties to achieve high performance, scalability, and reduced interface issues, outperforming traditional TFETs in key metrics.
Contribution
It introduces a novel TE-TFET design using spatially varying layer thickness in 2D materials, demonstrating improved performance and scalability over existing TFETs.
Findings
Achieves ON-current of 1280 μA/μm at 15nm channel length
Scalable down to 9nm channel length with constant field scaling
Outperforms homojunction phosphorene and TMD TFETs in energy-delay product
Abstract
Thickness engineered tunneling field-effect transistors (TE-TFET) as a high performance ultra-scaled steep transistor is proposed. This device exploits a specific property of 2D materials: layer thickness dependent energy bandgap (Eg). Unlike the conventional hetero-junction TFETs, TE-TFET uses spatially varying layer thickness to form a hetero-junction. This offers advantages by avoiding the interface states and lattice mismatch problems. Furthermore, it boosts the ON-current to 1280 for 15nm channel length. TE-TFET shows a channel length scalability down to 9nm with constant field scaling . Providing a higher ON current, phosphorene TE-TFET outperforms the homojunction phosphorene TFET and the TMD TFET in terms of extrinsic energy-delay product. In this work, the operation principles of TE-TFET and its performance sensitivity to the design…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
