CG-OoO: Energy-Efficient Coarse-Grain Out-of-Order Execution
Milad Mohammadi, Tor M. Aamodt, William J. Dally

TL;DR
CG-OoO is a novel processor architecture that combines energy efficiency with OoO performance by using block-level processing, compiler optimizations, and a simplified out-of-order scheduling model, significantly reducing energy consumption.
Contribution
It introduces a block-level out-of-order processor architecture with compiler and hardware techniques to achieve near In-Order energy efficiency while maintaining OoO performance.
Findings
Closes 64% of the energy gap between In-Order and OoO processors.
Achieves 1.9x better energy-delay product than traditional OoO processors.
Utilizes block-level processing and Skipahead issue for efficiency.
Abstract
We introduce the Coarse-Grain Out-of-Order (CG- OoO) general purpose processor designed to achieve close to In-Order processor energy while maintaining Out-of-Order (OoO) performance. CG-OoO is an energy-performance proportional general purpose architecture that scales according to the program load. Block-level code processing is at the heart of the this architecture; CG-OoO speculates, fetches, schedules, and commits code at block-level granularity. It eliminates unnecessary accesses to energy consuming tables, and turns large tables into smaller and distributed tables that are cheaper to access. CG-OoO leverages compiler-level code optimizations to deliver efficient static code, and exploits dynamic instruction-level parallelism and block-level parallelism. CG-OoO introduces Skipahead issue, a complexity effective, limited out-of-order instruction scheduling model. Through the energy…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsParallel Computing and Optimization Techniques · Low-power high-performance VLSI design · Interconnection Networks and Systems
